HOME | BESTSELLERS | NEW RELEASES | PRICE WATCH | FICTION | BIOGRAPHIES | E-BOOKS |
+ PRICE WATCH
* Amazon pricing is not included in price watch
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits: The semi-empirical and compact model approaches (Analog Circuits and Signal Processing) Book
1 Sizing the intrinsic gain stage 12 The charge sheet model revisited 113 Graphical interpretation of the charge sheet model 254 Compact modeling 415 The real transistor 676 The real intrinsic gain stage 937 The common-gate configuration 1138...Read More
from£N/A | RRP: * Excludes Voucher Code Discount Also available Used from £N/A
- 0387471006
- 9780387471006
- Paul Jespers
- 7 December 2009
- Springer
- Hardcover (Book)
- 171
- Audiobook
As an Amazon Associate we earn from qualifying purchases. If you click through any of the links below and make a purchase we may earn a small commission (at no extra cost to you). Click here to learn more.
Would you like your name to appear with the review?
We will post your book review within a day or so as long as it meets our guidelines and terms and conditions. All reviews submitted become the licensed property of www.find-book.co.uk as written in our terms and conditions. None of your personal details will be passed on to any other third party.
All form fields are required.